Burst-Mode Asynchronous Controllers on FPGA
نویسندگان
چکیده
منابع مشابه
Automatic Synthesis of Burst-mode Asynchronous Controllers
Asynchronous design has enjoyed a revival of interest recently, as designers seek to eliminate penalties of traditional synchronous design. In principle, asynchronous methods promise to avoid overhead due to clock s k ew, worst-case design assumptions and resynchronization of asynchronous external inputs. In practice, however, many asynchronous design methods suuer from a number of problems: un...
متن کاملModified ATACS Algorithm for the Logic Minimization of Multi- Burst-Mode Asynchronous Controllers
This paper presents a modified version of the (literal exact) logic minimization algorithm ATACS. The algorithm was originally proposed to deal with extended-burst-mode asynchronous controllers. It has been adapted to handle multi-bursts-mode asynchronous controllers. This algorithm has been incorporated into the MIRIÃ synthesis tool that targets two architectures: 1based on the generalized Cel...
متن کاملBDD-based synthesis of extended burst-mode controllers
We examine the implications of a new hazard-free combinational logic synthesis method [1], which generates multiplexor-based networks from binary decision diagrams (BDDs) — representations of logic functions factored recursively with respect to input variables — on extended burst-mode asynchronous synthesis. First, this method guarantees that there exists a hazard-free BDD-based implementation ...
متن کاملFpga Implementation of Burst-mode Synchronization for Soqspk-tg
In this paper, we present an FPGA implementation for synchronization of SOQPSK-TG in burst-mode transmissions. The system first detects arrival of new bursts, after which it estimates carrier frequency, carrier phase, and symbol timing offsets. Additionally, it is designed based on the synchronization algorithms developed for the iNET preamble. Here, we introduce some complexity reduction techn...
متن کاملAverage-case technology mapping of asynchronous burst-mode circuits
This paper presents a technology mapper that optimizes the average performance of asynchronous burst-mode control circuits. More specifically, the mapper can be directed to minimize either the average latency or the average cycle time of the circuit. The input to the mapper is a burst-mode specification and its NAND-decomposed unmapped network. The mapper pre-processes the circuit’s specificati...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Reconfigurable Computing
سال: 2008
ISSN: 1687-7195,1687-7209
DOI: 10.1155/2008/926851